

General Description

The GreenMOS[®] SuperSi series is based on Oriental Semiconductor's unique device design to achieve extremely fast switching characteristics. It is the perfect replacement for the SiC device in high frequency operations with better ruggedness and cost. It is targeted to meet the most aggressive efficiency standards of power supply systems by pushing both performance and power density to extreme limits.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low reverse recovery charges
- Extremely low switching loss
- Excellent stability and uniformity



Applications

- EV motor driving system
- PV converter

Key Performance Parameters

Parameter	Value	Unit
V_{DS}	650	V
I_D , pulse	240	A
$R_{DS(ON)}$, typ @ $V_{GS}=10V$	22	$m\Omega$
Q_g	353	nC

Marking Information

Product Name	Package	Marking
OSS100N65H6MF	TO247-Plus	OSS100N65H6M

Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	650	V
Gate-source voltage	V_{GS}	± 30	V
Continuous drain current ¹⁾ , $T_c=25\text{ }^\circ\text{C}$	I_D	100	A
Continuous drain current ¹⁾ , $T_c=100\text{ }^\circ\text{C}$		63	
Pulsed drain current ²⁾ , $T_c=25\text{ }^\circ\text{C}$	$I_{D,\text{pulse}}$	240	A
Power dissipation ³⁾ , $T_c=25\text{ }^\circ\text{C}$	P_D	510	W
Single pulsed avalanche energy ⁵⁾	E_{AS}	2109	mJ
MOSFET dv/dt ruggedness, $V_{DS}=0\ldots 480\text{ V}$	dv/dt	50	V/ns
Reverse diode dv/dt, $V_{DS}=0\ldots 480\text{ V}$, $I_{SD} \leq I_D$	dv/dt	50	V/ns
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^\circ\text{C}$

Electrical Characteristics at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	650			V	$V_{GS}=0\text{ V}$, $I_D=2\text{ mA}$
Gate threshold voltage	$V_{GS(\text{th})}$	3.0		5.0	V	$V_{DS}=V_{GS}$, $I_D=2\text{ mA}$
Drain-source on-state resistance	$R_{DS(\text{ON})}$		22	25	$\text{m}\Omega$	$V_{GS}=18\text{ V}$, $I_D=50\text{ A}$
			55			$V_{GS}=18\text{ V}$, $I_D=50\text{ A}$, $T_j=150\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=30\text{ V}$
				-100		$V_{GS}=-30\text{ V}$
Drain-source leakage current	I_{DSS}			10	μA	$V_{DS}=650\text{ V}$, $V_{GS}=0\text{ V}$
Gate resistance	R_G		1.3		Ω	$f=1\text{ MHz}$, Open drain

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C _{iss}		10200		pF	V _{GS} =0 V, V _{DS} =50 V, f=100 kHz
Output capacitance	C _{oss}		665		pF	
Reverse transfer capacitance	C _{rss}		16		pF	
Effective output capacitance, energy related	C _{o(er)}		407		pF	V _{GS} =0 V, V _{DS} =0 V-400 V
Effective output capacitance, time related	C _{o(tr)}		1800		pF	
Turn-on delay time	t _{d(on)}		20		ns	V _{GS} =18 V, V _{DS} =400 V, R _G =2 Ω, I _D =40 A
Rise time	t _r		31		ns	
Turn-off delay time	t _{d(off)}		107		ns	
Fall time	t _f		6		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q _g		353		nC	V _{GS} =18 V, V _{DS} =400 V, I _D =40 A
Gate-source charge	Q _{gs}		107		nC	
Gate-drain charge	Q _{gd}		93		nC	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V _{SD}			2.5	V	I _S =100 A, V _{GS} =0 V
Reverse recovery time	t _{rr}		62		ns	V _R =400 V, I _S =40 A, di/dt=1000A/μs
Reverse recovery charge	Q _{rr}		1.21		μC	
Peak reverse recovery current	I _{rrm}		36.2		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4) V_{DD}=100 V, V_{GS}=10 V, L=75 mH, starting T_j=25 °C.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage





Figure 6. Drain-source on-state resistance



Test circuits and waveforms



Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms



Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms



Figure 4. Diode reverse recovery test circuit & waveforms



Product Information

Product	Package	Pb Free	RoHS	Halogen Free
OSS100N65H6MF	TO247-Plus	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved

