General Description

FSMOS® MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The high V_{th} series is specially designed to use in motor control systems with driving voltage of more than 10V.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery

RoHS compliant

Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switching mode power supply

Key Performance Parameters

Parameter	Value	Unit
V_{DS}	100	V
$I_{D,\ pulse}$	800	A
$R_{DS(ON),\ max}$ @ V_{GS}=10V	2.2	mΩ
Q_g	136	nC

Marking Information

Product Name	Package	Marking
SFS10R02PNF	TO-220-3L	SFS10R02PN

Package & Pin information



Oriental Semiconductor © Copyright Reserved V1.0

Absolute Maximum Ratings at T_j=25°C unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	100	V
Gate-source voltage	V_{GS}	±20	V
Continuous drain current[1], T_C=25 °C	I_D	270	A
Pulsed drain current[2], T_C=25 °C	$I_{D,\ pulse}$	800	A
Continuous diode forward current[1], T_C=25 °C	I_S	270	A
Diode pulsed current[2], T_C=25 °C	$I_{S,\ pulse}$	800	A
Power dissipation[3], T_C=25 °C	P_D	300	W
Single pulsed avalanche energy[4]	E_{AS}	735	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	0.49	°C/W
Thermal resistance, junction-ambient	$R_{\theta JA}$	62	°C/W

Electrical Characteristics at T_j=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	100			V	V_{GS}=0 V, I_D=250 μA
Gate threshold voltage	$V_{GS(th)}$	2.5		3.5	V	V_{DS}=V_{GS}, I_D=250 μA
Drain-source on-state resistance	$R_{DS(ON)}$		1.8	2.2	mΩ	V_{GS}=10 V, I_D=50 A
Gate-source leakage current	I_{GSS}			100	nA	V_{GS}=20 V
				-100		V_{GS}=-20 V
Drain-source leakage current	I_{DSS}			1	μA	V_{DS}=100 V, V_{GS}=0 V
Gate resistance	R_G		1.3		Ω	f=1 MHz, Open drain

Oriental Semiconductor © Copyright Reserved V1.0

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C_{iss}		10726		pF	V_{GS}=0 V, V_{DS}=25 V, f=100 kHz
Output capacitance	C_{oss}		5479		pF	
Reverse transfer capacitance	C_{rss}		194		pF	
Turn-on delay time	$t_{d(on)}$		32		ns	V_{GS}=10 V, V_{DS}=50 V, R_G=2 Ω, I_D=25 A
Rise time	t_r		20		ns	
Turn-off delay time	$t_{d(off)}$		58		ns	
Fall time	t_f		24		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q_g		136		nC	V_{GS}=10 V, V_{DS}=50 V, I_D=25 A
Gate-source charge	Q_{gs}		49		nC	
Gate-drain charge	Q_{gd}		23		nC	
Gate plateau voltage	$V_{plateau}$		4.8		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V_{SD}			1.3	V	I_S=50 A, V_{GS}=0 V
Reverse recovery time	t_{rr}		51		ns	V_R=50 V, I_S=25 A, di/dt=400 A/μs
Reverse recovery charge	Q_{rr}		226		nC	
Peak reverse recovery current	I_{rrm}		7.2		A	

Note

1) Calculated continuous current based on maximum allowable junction temperature.
2) Repetitive rating; pulse width limited by max. junction temperature.
3) Pd is based on max. junction temperature, using junction-case thermal resistance.
4) V_{DD}=50 V,V_{GS}=10 V, L=0.3 mH, starting T_j=25 °C.

Oriental Semiconductor © Copyright Reserved V1.0

Electrical Characteristics Diagrams



Figure 1. Typ. output characteristics



Figure 2. Typ. transfer characteristics



Figure 3. Typ. capacitances



Figure 4. Typ. gate charge



Figure 5. Drain-source breakdown voltage



Figure 6. Drain-source on-state resistance

Oriental Semiconductor © Copyright Reserved V1.0



Figure 7. Threshold voltage



Figure 8. Forward characteristic of body diode



Figure 9. Drain-source on-state resistance



Figure 10. Drain current



Figure 11. Safe operation area T_C=25℃



Figure 12. Max. transient thermal impedance

Oriental Semiconductor © Copyright Reserved V1.0

Test circuits and waveforms



Figure 1. Gate charge test circuit & waveform



Figure 2. Switching time test circuit & waveforms



Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms



Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



Symbol	mm		
	Min	Nom	Max
A	4.37	4.57	4.77
A1	1.25	1.30	1.45
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.17	1.27	1.47
c	0.40	0.50	0.65
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	-	-
E	9.70	10.00	10.30
E3	7.00	-	-
e	2.54 BSC		
e1	5.08 BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	-	3.10	3.40
ΦP	3.40	3.60	3.80
Q	2.60	2.80	3.00

Version : TO-220-3L-P package outline dimension

Oriental Semiconductor © Copyright Reserved V1.0

Ordering Information

Package Type	Units/ Tube	Tubes / Inner Box	Units/ Inner Box	Inner Boxes/ Carton Box	Units/ Carton Box
TO-220-3L-P	50	20	1000	6	6000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS10R02PNF	TO-220-3L	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved

Revision History

Version	Revision History	Date
V1.0	Initial release	2024-11-13

ORIENTAL SEMICONDUCTOR

A Power Semiconductor Innovator

Oriental Semiconductor © Copyright Reserved V1.0