General Description

FSMOS® MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially optimized for synchronous rectification systems with low driving voltage.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery

RoHS compliant

Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switched mode power supply

Key Performance Parameters

Parameter	Value	Unit
$V_{DS,\ min}$ @ $T_{j(max)}$	60	V
$I_{D,\ pulse}$	280	A
$R_{DS(ON),\ max}$ @ V_{GS}=10V	7	mΩ
Q_g	32.7	nC

Marking Information

Product Name	Package	Marking
SFS06R06NF	PDFN3.3*3.3	SFS06R06N

Package & Pin information





Oriental Semiconductor © Copyright Reserved V1.1

Absolute Maximum Ratings at T_j=25°C unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	60	V
Gate-source voltage	V_{GS}	±20	V
Continuous drain current[1], T_C=25 °C	I_D	70	A
Pulsed drain current[2], T_C=25 °C	$I_{D,\ pulse}$	280	A
Continuous diode forward current[1], T_C=25 °C	I_S	70	A
Diode pulsed current[2], T_C=25 °C	$I_{S,\ pulse}$	280	A
Power dissipation[3], T_C=25 °C	P_D	60	W
Single pulsed avalanche energy[5]	E_{AS}	60	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	2.5	°C/W
Thermal resistance, junction-ambient[4]	$R_{\theta JA}$	62	°C/W

Electrical Characteristics at T_j=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	60			V	V_{GS}=0 V, I_D=250 μA
Gate threshold voltage	$V_{GS(th)}$	1.3		2.0	V	V_{DS}=V_{GS}, I_D=250 μA
Drain-source on-state resistance	$R_{DS(ON)}$		6.1	7	mΩ	V_{GS}=10 V, I_D=20 A
Drain-source on-state resistance	$R_{DS(ON)}$		7.8	9	mΩ	V_{GS}=4.5 V, I_D=10 A
Gate-source leakage current	I_{GSS}			100	nA	V_{GS}=20 V
				-200		V_{GS}=20 V
Drain-source leakage current	I_{DSS}			1	μA	V_{DS}=60 V, V_{GS}=0 V
Gate Resistance	R_G		2.3		Ω	f=1 MHz, Open drain

Oriental Semiconductor © Copyright Reserved V1.1

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C_{iss}		1980		pF	V_{GS}=0 V, V_{DS}=50 V, f=100 kHz
Output capacitance	C_{oss}		506		pF	
Reverse transfer capacitance	C_{rss}		28.3		pF	
Turn-on delay time	$t_{d(on)}$		9.5		ns	V_{GS}=10 V, V_{DS}=50 V, R_G=2 Ω, I_D=25 A
Rise time	t_r		4.2		ns	
Turn-off delay time	$t_{d(off)}$		30.7		ns	
Fall time	t_f		6.1		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q_g		32.7		nC	V_{GS}=10 V, V_{DS}=50 V, I_D=25 A
Gate-source charge	Q_{gs}		5.4		nC	
Gate-drain charge	Q_{gd}		5.7		nC	
Gate plateau voltage	$V_{plateau}$		3.1		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V_{SD}			1.3	V	I_S=20 A, V_{GS}=0 V
Reverse recovery time	t_{rr}		47.2		ns	V_R=50 V, I_S=25 A, di/dt=100 A/μs
Reverse recovery charge	Q_{rr}		41.3		nC	
Peak reverse recovery current	I_{rrm}		1.6		A	

Note

1) Calculated continuous current based on maximum allowable junction temperature.
2) Repetitive rating; pulse width limited by max. junction temperature.
3) Pd is based on max. junction temperature, using junction-case thermal resistance.
4) The value of $R_{\theta JA}$ is measured with the device mounted on 1 in^2 square FR-4 board with 2oz. Copper, in a still air environment with T_a=25 °C.
5) V_{DD}=30 V, V_{GS}=10 V, L=0.3 mH, starting T_j=25 °C.

Oriental Semiconductor © Copyright Reserved V1.1

Electrical Characteristics Diagrams



Figure 1. Typ. output characteristics



Figure 2. Typ. transfer characteristics



Figure 3. Typ. capacitances



Figure 4. Typ. gate charge



Figure 5. Drain-source breakdown voltage



Figure 6. Drain-source on-state resistance

Oriental Semiconductor © Copyright Reserved V1.1



Figure 7. Threshold voltage



Figure 8. Forward characteristic of body diode



Figure 9. Drain-source on-state resistance



Figure 10. Drain current



Figure 11. Safe operation area T_C=25 ℃



Figure 12. Max. transient thermal impedance

Oriental Semiconductor © Copyright Reserved V1.1

Test circuits and waveforms



Figure 1. Gate charge test circuit & waveform



Figure 2. Switching time test circuit & waveforms



Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms



Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



Symbol	mm	
	Min	Max
A	0.80	0.90
A1	0.12	0.22
b	0.27	0.37
b1	0.05	0.15
D	3.00	3.60
D1	3.00	3.20
D2	2.29	2.69
E	3.00	3.60
E1	3.00	3.2
E2	2.00	2.2
e	0.60	0.70
j	0.15	0.35
k	0.60	0.80
n	0.15	0.35
M	0.20	
P	9°	11°
z	0.58	
ccc	0.10	
ddd	0.05	
eee	0.05	

Version : PDFN3.3*3.3-S package outline dimension

Oriental Semiconductor © Copyright Reserved V1.1

Ordering Information

Package Type	Units/ Reel	Reels/ Inner Box	Units/ Inner Box	Inner Boxes/ Carton Box	Units/ Carton Box
PDFN3.3*3.3-S	5000	1	5000	10	50000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS06R06NF	PDFN3.3*3.3	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved

Revision History

Version	Revision History	Date
V1.0	Initial release	2021-12-01
V1.1	Update pod	2026-04-16

ORIENTAL SEMICONDUCTOR

A Power Semiconductor Innovator

Oriental Semiconductor © Copyright Reserved V1.1