



General Description

FSMOS[®] MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially optimized for synchronous rectification systems with low driving voltage.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery



Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switching mode power supply


Key Performance Parameters

Parameter	Value	Unit
V_{DS}	60	V
I_D , pulse	760	A
$R_{DS(ON)}$, max @ $V_{GS}=10V$	2.6	$m\Omega$
Q_g	82	nC

Marking Information

Product Name	Package	Marking
SFS06R024GF	PDFN5x6	SFS06R024G

Package & Pin information



Absolute Maximum Ratings at $T_j=25^{\circ}\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	60	V
Gate-source voltage	V_{GS}	± 20	V
Continuous drain current ¹⁾ , $T_C=25^{\circ}\text{C}$	I_D	190	A
Pulsed drain current ²⁾ , $T_C=25^{\circ}\text{C}$	$I_{D, \text{pulse}}$	760	A
Continuous diode forward current ¹⁾ , $T_C=25^{\circ}\text{C}$	I_S	190	A
Diode pulsed current ²⁾ , $T_C=25^{\circ}\text{C}$	$I_{S, \text{pulse}}$	760	A
Power dissipation ³⁾ , $T_C=25^{\circ}\text{C}$	P_D	165	W
Single pulsed avalanche energy ⁵⁾	E_{AS}	183	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^{\circ}\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	0.75	$^{\circ}\text{C/W}$
Thermal resistance, junction-ambient ⁴⁾	$R_{\theta JA}$	62	$^{\circ}\text{C/W}$

Electrical Characteristics at $T_j=25^{\circ}\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	60			V	$V_{GS}=0\text{ V}, I_D=250\text{ }\mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	1.0		2.5	V	$V_{DS}=V_{GS}, I_D=250\text{ }\mu\text{A}$
Drain-source on-state resistance	$R_{DS(ON)}$		2.17	2.6	$\text{m}\Omega$	$V_{GS}=10\text{ V}, I_D=50\text{ A}$
Drain-source on-state resistance	$R_{DS(ON)}$		2.9	3.4	$\text{m}\Omega$	$V_{GS}=4.5\text{ V}, I_D=50\text{ A}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=20\text{ V}$
				-100		$V_{GS}=-20\text{ V}$
Drain-source leakage current	I_{DSS}			1	μA	$V_{DS}=60\text{ V}, V_{GS}=0\text{ V}$
Gate resistance	R_G		1.8		Ω	$f=1\text{ MHz}$, Open drain

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C_{iss}		5140		pF	$V_{GS}=0\text{ V}$, $V_{DS}=25\text{ V}$, $f=100\text{ kHz}$
Output capacitance	C_{oss}		1810		pF	
Reverse transfer capacitance	C_{rss}		126		pF	
Turn-on delay time	$t_{d(on)}$		17		ns	$V_{GS}=10\text{ V}$, $V_{DS}=30\text{ V}$, $R_G=2\ \Omega$, $I_D=50\text{ A}$
Rise time	t_r		9		ns	
Turn-off delay time	$t_{d(off)}$		53		ns	
Fall time	t_f		12		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q_g		82		nC	$V_{GS}=10\text{ V}$, $V_{DS}=30\text{ V}$, $I_D=50\text{ A}$
Gate-source charge	Q_{gs}		15		nC	
Gate-drain charge	Q_{gd}		15		nC	
Gate plateau voltage	$V_{plateau}$		3.2		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V_{SD}			1.3	V	$I_S=50\text{ A}$, $V_{GS}=0\text{ V}$
Reverse recovery time	t_{rr}		64		ns	$V_R=40\text{ V}$, $I_S=50\text{ A}$, $di/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}		109		nC	
Peak reverse recovery current	I_{rrm}		3.1		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_d is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_a=25\text{ }^\circ\text{C}$.
- 5) $V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $L=0.3\text{ mH}$, starting $T_j=25\text{ }^\circ\text{C}$.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage




Figure 6. Drain-source on-state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode




Figure 9. Drain-source on-state resistance




Figure 10. Drain current




Figure 11. Safe operation area T_c=25°C




Figure 12. Max. transient thermal impedance


Figure 1 consists of two parts. The left part is a schematic diagram of the proposed test structure, which is a 2D2D heterostructure. It shows a top gate (TG) and a bottom gate (BG) separated by a dielectric layer. The device is connected to a DC voltage source (VDC) and a gate voltage source (Vgs). The drain current (Id) is measured. The right part is a graph of gate voltage (Vgs) versus time. The gate voltage is a square wave that transitions between 0V and 10V. The transition times are labeled as Qgs (gate-to-source capacitance charging) and Qgd (gate-to-drain capacitance discharging).

The circuit diagram on the left shows a MOSFET (DUT) in a common-source configuration. The gate is driven by a pulse source V_{gs} through a resistor R_g . The drain is connected to a load inductor L and a diode, with a drain current I_d indicated. A voltage divider is connected across the MOSFET to measure V_{ds} and V_{gs} . The MOSFET is biased with V_{ds} and V_{gs} . The diode is connected to a voltage source V_{dd} through a diode-connected MOSFET and a diode.

The waveforms on the right show the Miller plateau test. The gate voltage V_{gs} is a pulse. The drain voltage V_{ds} is a step function. The drain current I_d is a triangular pulse. The energy E_{AR} is calculated as $E_{AR} = 1/2 L I_{AR}^2$. The drain voltage V_{ds} is labeled as BV_{DSS} .

Oriental Semiconductor © Copyright Reserved V1.0

Package Information



Symbol	mm		
	Min	Nom	Max
A	1.00	1.10	1.20
b	0.30	0.40	0.50
c	0.154	0.254	0.354
D1	5.00	5.20	5.40
D2	3.80	4.10	4.25
e	1.17	1.27	1.37
E1	5.95	6.15	6.35
E2	5.66	5.86	6.06
E4	3.52	3.72	3.92
H	0.40	0.50	0.60
L	0.30	0.60	0.70
L1	0.12 REF		
K	1.15	1.30	1.45

Version 1: PDFN5×6-P package outline dimension

Ordering Information

Package Type	Units/ Reel	Reels / Inner Box	Units/ Inner Box	Inner Boxes/ Carton Box	Units/ Carton Box
PDFN5x6-P	5000	2	10000	5	50000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS06R024GF	PDFN5x6	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved 