

General Description

The GreenMOS[®] high voltage MOSFET utilizes charge balance technology to achieve outstanding low on-resistance and lower gate charge. It is engineered to minimize conduction loss, provide superior switching performance and robust avalanche capability.

The GreenMOS[®] Z series is integrated with fast recovery diode (FRD) to minimize reverse recovery time. It is suitable for resonant switching topologies to reach higher efficiency, higher reliability and smaller form factor.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent stability and uniformity

GreenMOS[®]



Applications

- LED lighting
- Telecom
- Adapter
- Sever
- Solar/UPS



Key Performance Parameters

Parameter	Value	Unit
V_{DS}	650	V
I_D , pulse	240	A
$R_{DS(ON)}$, max @ $V_{GS}=10V$	30	m Ω
Q_g	150	nC
PD	392	W

Marking Information

Product Name	Package	Marking
OSG65R030QDT3ZF	QDPAK	OSG65R030QDT3Z

Package & Pin Information



Absolute Maximum Ratings at $T_j=25^{\circ}\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	650	V
Gate-source voltage (static)	V_{GS}	± 20	V
Gate-source voltage (dynamic)		± 30	V
Continuous drain current ¹⁾ , $T_C=25^{\circ}\text{C}$	I_D	80	A
Continuous drain current ¹⁾ , $T_C=100^{\circ}\text{C}$		51	
Pulsed drain current ²⁾ , $T_C=25^{\circ}\text{C}$	$I_{D, \text{pulse}}$	240	A
Continuous diode forward current ¹⁾ , $T_C=25^{\circ}\text{C}$	I_S	80	A
Diode pulsed current ²⁾ , $T_C=25^{\circ}\text{C}$	$I_{S, \text{pulse}}$	240	A
Power dissipation ³⁾ , $T_C=25^{\circ}\text{C}$	P_D	392	W
Single pulsed avalanche energy ⁴⁾	E_{AS}	1800	mJ
MOSFET dv/dt ruggedness, $V_{DS}=0\ldots 400\text{ V}$	dv/dt	100	V/ns
Reverse diode dv/dt, $V_{DS}=0\ldots 400\text{ V}$, $I_{SD}\leq I_D$	dv/dt	50	V/ns
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^{\circ}\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	0.32	$^{\circ}\text{C/W}$
Thermal resistance, junction-ambient ⁵⁾	$R_{\theta JA}$	62	$^{\circ}\text{C/W}$

Electrical Characteristics at $T_j=25^{\circ}\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	650			V	$V_{GS}=0\text{ V}$, $I_D=2\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	3.5		5.5	V	$V_{DS}=V_{GS}$, $I_D=2\text{ mA}$
Drain-source on-state resistance	$R_{DS(ON)}$		26	30	m Ω	$V_{GS}=10\text{ V}$, $I_D=40\text{ A}$
			60.6			$V_{GS}=10\text{ V}$, $I_D=40\text{ A}$, $T_j=150^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=20\text{ V}$
				-100		$V_{GS}=-20\text{ V}$
Drain-source leakage current	I_{DSS}			10	μA	$V_{DS}=650\text{ V}$, $V_{GS}=0\text{ V}$
Gate resistance	R_G		3.4		Ω	$f=1\text{ MHz}$, Open drain

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C_{iss}		7246		pF	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=100\text{ kHz}$
Output capacitance	C_{oss}		408		pF	
Reverse transfer capacitance	C_{rss}		4.9		pF	
Effective output capacitance, energy related	$C_{o(er)}$		258		pF	$V_{GS}=0\text{ V}$, $V_{DS}=0\text{ V}-400\text{ V}$
Effective output capacitance, time related	$C_{o(tr)}$		1577		pF	
Turn-on delay time	$t_{d(on)}$		41		ns	$V_{GS}=10\text{ V}$, $V_{DS}=400\text{ V}$, $R_G=2\ \Omega$, $I_D=40\text{ A}$
Rise time	t_r		86		ns	
Turn-off delay time	$t_{d(off)}$		97		ns	
Fall time	t_f		2		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q_g		150		nC	$V_{GS}=10\text{ V}$, $V_{DS}=400\text{ V}$, $I_D=40\text{ A}$
Gate-source charge	Q_{gs}		47		nC	
Gate-drain charge	Q_{gd}		61		nC	
Gate plateau voltage	$V_{plateau}$		7.2		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V_{SD}			1.2	V	$I_S=80\text{ A}$, $V_{GS}=0\text{ V}$
Reverse recovery time	t_{rr}		192		ns	$V_R=400\text{ V}$, $I_S=40\text{ A}$, $di/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}		1.7		μC	
Peak reverse recovery current	I_{rrm}		16.6		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_d is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_a=25\text{ }^{\circ}\text{C}$.
- 5) $V_{DD}=100\text{ V}$, $V_{GS}=10\text{ V}$, $L=80\text{ mH}$, starting $T_j=25\text{ }^{\circ}\text{C}$.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics $T_j=25^{\circ}\text{C}$




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage




Figure 6. Drain-source on-state resistance




Figure 7. Threshold voltage




Figure 8. Forward characteristic of body diode




Figure 9. Drain-source on-state resistance




Figure 10. Drain current




Figure 11. Typ. Coss stored energy





Figure 12. Safe operation area $T_c=25^\circ\text{C}$



Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



mm			
Symbol	Min	Nom	Max
A	2.200	2.300	2.350
A1	0.000	\	0.150
A2	0.800	0.900	1.000
b	0.500	0.600	0.700
b1	0.500	\	0.900
c	0.460	0.500	0.580
e	1.140 BSC		
D	15.300	15.400	15.500
D1	10.230	10.320	10.430
D2	2.540 REF		
D3	2.400 REF		
E	14.900	15.000	15.100
E1	11.910	12.010	12.110
E2	13.200 REF		
E3	13.600 REF		
E4	0.500REF		
H	20.810	20.960	21.110
L	1.200	1.300	1.400
θ	0°	\	8°
T	13.210	13.310	13.410
T1	0.500	0.670	0.700

Version: QDPAK-W package outline dimension

Ordering Information

Package Type	Units/ Reel	Reels/ Inner Box	Units/ Inner Box	Inner Boxes/ Carton Box	Units/ Carton Box
QDPAK-W	1000	1	1000	5	5000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
OSG65R030QDT3ZF	QDPAK	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved 

Revision History

Version	Revision History	Date
V0.1	Preliminary release	2025-10-15

Preliminary